Abstract: Single electron devices (SEDs) afford the opportunity to isolate and manipulate individual electrons. This ability imbues SEDs with potential applications in a wide array of areas from metrology (current and capacitance) to quantum information. Success in each application ultimately requires exceptional performance, uniformity, and stability from SEDs which is currently unavailable. In this review, we discuss a time instability of SEDs that occurs at low frequency ( 1 Hz) called charge offset drift. We review experimental work which shows that charge offset drift is large in metal-based SEDs and absent in Si-SiO 2 -based devices. We discuss the experimental results in the context of glassy relaxation as well as prospects of SED device applications.
Introduction
Single electron devices (SEDs) confine individual electrons through the classical electrostatic effect known as Coulomb Blockade. This ability to manipulate individual electrons leads to several applications. Metrologists have pursued electron-counting standards for capacitance [1, 2] and current [3] [4] [5] [6] [7] [8] [9] [10] since the realization of SEDs. Others have worked to perform logic or memory applications with SEDs because of the prospect for doing so at very low power [11] [12] [13] [14] . A flurry of work has been done to make SEDs into viable qubits for solid state quantum computing [15, 16] . SED devices as qubits have been successfully implemented in many solid state environments including carbon nanotubes [17] , GaAs [18] [19] [20] , SiGe [21, 22] and silicon [23, 24] quantum dots, as well as single dopant devices [25, 26] .
Each of these applications would ultimately require the integration of many SEDs. For instance, a useful current standard would give at least 100 nA of current. (The lowest uncertainty calibrated resistors are near 1 MΩ resistance and a typical voltage from the Josephson voltage standard is ≈1 V. Thus a useful current standard would have a current of at least 100 nA, preferably 1 µA.) If this current is obtained in a single SED device, it would require manipulation at THz frequencies. Since errors involved in charge pumping generally increase with the operation frequency, such a standard would be very difficult to implement. Integrating 100 SEDs together operating at 100 times lower frequency would give the same current and might do so at an acceptable error rate. As a second example, consider the field of quantum computing where integration of devices presents a grand challenge. Ultimately, the most fault-tolerant implementation of a quantum computer requires integration of 10 8 devices including error correcting qubits while obtaining an error threshold of less than 0.1% [27] . Though detailed considerations of what is necessary depend on the actual physical implementation, computation would most easily and efficiently be performed if each individual device is stable during initialization, manipulation, and readout. Clearly, any non-idealities in the device will degrade its operation. This review will focus on one such non-ideality, a time instability known as charge offset drift and denoted by ∆Q 0 or Q 0 (t). First, we will explain what charge offset drift is, how it is manifested in devices, and how it degrades the prospects for some of the technologies listed above. We will then discuss a compendium of experimental results in metal-based and silicon-based devices as well as devices which combine the two material systems. We will find that the metal-based devices show a large amount of charge offset drift and that all-silicon devices show almost none. Devices made in silicon with metal gates will present an intermediate case. We will then discuss this dichotomy within the framework of glassy relaxation, which is characterized by a collection of two-level systems (TLSs) that evolve toward a global minimum in the free energy by slowly passing through local minima. The microscopic identity of the TLSs in metallic devices is not known. In silicon-based devices, this may be caused by tetrahedra in SiO 2 reorienting or charging and discharging. Finally, we will conclude with a discussion of the prospects for SEDs in light of the nature of the charge offset instability. Figure 1a shows a circuit diagram representation of an SED. The tunnel barriers define an isolated island whose charge can only be changed by an integer number of electrons. As shown in the figure, the SED is a three terminal device where the gate electrode primarily controls the electrostatic potential of the island. Figure 1b shows an SEM image of one type of SED fabricated in silicon. The device consists of an etched and oxidized silicon nanowire with three finger gates wrapping around the device. These gates are used to form electrostatic tunnel barriers while an upper gate covering the wire from source to drain provides carriers (not shown). Dots are formed between the finger gates. The center finger gate can act as a barrier (to form two dots) or as a plunger gate when one dot is formed. Because the island is small, its total capacitance to the other electrodes is small. This implies a measurable electrostatic energy barrier for adding an additional electron to the island, E C = e 2 /C Σ . E C is known as the charging energy and produces a ladder of chemical potential levels on the island separated by E C . Transport is only allowed when one or more of the dot levels falls within the source-drain bias window, eV D . At low source-drain bias only one charging level may fit in the bias window and one measures current resonances, between which the number of electrons on the island is fixed. This is shown schematically in Figure 1c . The capacitance between the island and the plunger gate determines the spacing in voltage between the peaks. As the source-drain bias is increased, one reaches a point where more than one charging level is in the source-drain bias window and transport is no longer blockaded. This occurs when V D passes the top or bottom of the diamonds shown in Figure 1d . Therefore, the height of the diamonds allows measurement of the charging energy. At high bias, rather than measuring current resonances with zero current between them, the current oscillates sinusoidally without reaching zero current as shown in Figure 1c . The period of the oscillations is again defined by the gate capacitance, C P . The current oscillates, increasing as a new level enters the bias window and decreasing as a level leaves the bias window. Since the plunger gate capacitance is determined by the geometry, the period of oscillations as a function of V P are as well. Thus, the period of oscillations is a consequence of the geometry of the device and can be simulated accurately through electrostatic solver tools such as Fastcap [28] . Therefore, two identically fabricated devices should have very nearly the same period in the single electron curve.
Experimental Observations of Charge Offset Drift
While the period of the single electron curve should be very similar in different, but identically fabricated devices, the phase of the curve is not. Since the single electron oscillations are a function of gate voltage the phase corresponds to a voltage offset between successively measured curves. The difference in phase has its origin in the contribution from the local charge environment [29] . This is known as the charge offset, Q 0 ≡ phase ∆V P e. Devices fabricated simultaneously will exhibit different values of Q 0 because the local charge environment is randomly determined by the different processing steps such as gate oxidation, etching, dopant distribution, anneals, etc. However, so long as the local charge environment remains stable, the voltage on the plunger gate can be used to compensate for this difference and each device can be brought into phase. If instead, the local charge environment changes with time, then the phase of the device will fluctuate randomly in time and such phase synchronization becomes essentially impossible. In this case, the device exhibits charge offset drift, ∆Q 0 . In principle, the fluctuations in the local charge environment may occur at any frequency. Usually, the literature focuses on what is called the "long-term charge offset drift" which occurs at frequencies <1 Hz because the amplitude of the fluctuations is so large. This lack of synchronization, and concomitant difficulty in integration, drives our interest in studying ∆Q 0 . Measurements of charge offset drift are not difficult to make, though care must be taken to make sure that the measurement circuit and wiring are such that they do not artificially inflate the level of charge offset drift recorded. There are two typical measurement setups for quantifying the level of charge offset drift in a particular device [30] . In the first method, a set of Coulomb blockade oscillations are repeatedly measured with a time delay between each measurement. Each curve is then fit to a sinusoidal function of the form
In the above, A 0 corresponds to a current offset, while A corresponds to the size of the oscillations, and ∆V P is the period of the oscillations as previously discussed. B may be used to account for any slope in the sinusoidal curve. The phase, Q 0 (t) in the fit is extracted and represents the charge offset drift. This is the most common measurement method. The second method is to measure the change in plunger gate voltage necessary to keep the current constant on a device (i.e., to keep a constant operating point in Figure 1) . Regardless of the method used, the data are usually presented such that the voltage variation in the phase of the curves is normalized by the period of the oscillation so that ∆Q 0 ranges from 0 to 1e. These two methods can detect a ∆Q 0 ≥ 0.01e and ∆Q 0 ≥ 0.001e, respectively.
As has already been mentioned, charge offset drift precludes device integration. Conventional Complementary Metal Oxide Semiconductor (CMOS) logic devices are built in state-of-the-art cleanrooms so that the devices operate as uniformly as possible. If the threshold voltage of a metal-oxide-semiconductor field-effect transistor (MOSFET) varies significantly from one device to another, the devices cannot be integrated together. This is because a threshold voltage variation can result in a particular device's on-state occurring outside the range of voltages available to switch it. The same effect can occur in SEDs through temporal variation of the turn-on characteristics of a device. If, as alluded to above, a current standard is to be built out of parallelized SEDs, then each device must be made to operate identically to reduce the tunneling errors that limit the accuracy of the device. If a standard is built from 100 devices each tuned so that the phase of their curves are synchronized with a desired error rate of 10 −4 , then each device must be stable for at least 10 6 s or 12 days. Thus, it is clear that charge offset drift prohibits integration of SEDs in a way analogous to the way threshold voltage differences prohibit integration of conventional transistor devices [9] . It is worth mentioning that the 1/ f noise that typically occurs at f > 1 Hz in these devices does not limit the ability to parallelize devices such as for a current standard; only the large ∆Q 0 at f < 1 Hz precludes integration [31] .
Charge offset drift also deleteriously affects work at the single device level. As a practical matter, keeping a single SED tuned in gate voltage space to exhibit the desired behavior becomes challenging over the experimental run time. For instance, a technique used in quantum computation known as spin-dependent tunneling is often used to read out the spin state of a single electron after having performed some manipulation [32] [33] [34] . The technique is illustrated in Figure 2 . An applied magnetic field is used to split the spin states of the single electron charging level. To perform the readout one adjusts the voltage on the plunger gate to move the spin split chemical potentials of the dot so they straddle the Fermi level of a charge reservoir. If the spin on the dot is in the spin-up state, then the electron tunnels to the reservoir, while if it is in the spin down state, it does not tunnel. Thus, one infers the spin state from the charge dynmics. The readout level of the dot is carefully tuned to obtain the best fidelity in the readout process. In this case, charge offset drift will manifest itself in a lower readout fidelity since the fluctuations driving the charge offset drift will result in fluctuations of the readout level. To combat a moderate level of drift, automatic feedback has been implemented at the cost of increasing the complexity of the measurement [35] . (a) schematic of single shot readout of a single phosphorus atom with an SED. Zeeman-split spin up electrons tunnel to the single electron transistor (SET) giving a current pulse while spin down electrons do not tunnel since that process is energetically uphill and do not give a current pulse on the SET. Reproduced with permission from reference [33] , Copyright 2010, Nature Publishing Group; (b) pulse sequence which loads an electron from the SET island (acting as a reservoir), reads the electron state, and then empties the donor to reinitialize. Current traces for different spin states. Reproduced with permission from reference [34] , Copyright 2015, American Physical Society.
Having seen how large values of ∆Q 0 can affect device operation and integration, we now move on in the next sections to catalog what has been measured and the empirical correlations between high and low values of ∆Q 0 .
Metal-Based Devices
In general, metal-based devices suffer from the worst charge offset drift behavior. Here, we are referring to devices fabricated from Al/AlO x /Al, where the AlO x provides the tunnel barriers shown in Figure 1a . These devices are typically fabricated through a technique known as double-angle evaporation [36] . A pattern is generated in electron beam resist through electron beam lithography and Al is evaporated at an angle. This Al is oxidized in a controlled environment within the deposition chamber, and then the deposition angle is changed. With a carefully designed pattern and the right angles, an SED is formed with AlO x tunnel barriers. Of course, devices have been fabricated from other metallic materials [37, 38] . These devices can exhibit "clean" Coulomb diamonds without large jumps in the data characteristic of large charge offset drift while still exhibiting some low frequency time instability [39] . Unfortunately, we are unable to find rigorous measurements of charge offset drift, as outlined above, in metallic devices made from anything other than Al/AlO x . Therefore, we focus on Al/AlO x devices in this section.
A typical measurement of the charge offset drift for a metallic device is shown in Figure 3a [30] . As is plainly apparent from the data, the charge offset value wanders between 0 and 1e over the course of the measurement (and, in fact, probably wanders through several e). The time scale for the drift is on the order of minutes to hours. In addition, the data show periods of rapid evolution, some periods of relative stability, and sudden jumps. The evolution from a very rapidly changing charge offset value to one which subsequently changes more gradually or only with sudden steps, is known as "transient relaxation". We will discuss this relaxation in more detail below. Figure 3b shows data that appear in Figure 3a between days 19 and 22. These data mainly consist of two distinct levels of Q 0 between 0.2 and 0.3. This indicates that the drift is driven by some switching behavior and will be discussed in more detail later. Finally, vertical dashed lines in the figure denote either mechanical disturbances or deliberate temperature excursions to investigate the temperature dependence, the effects of thermal cycling, or the effects of exposure to air. Mechanical changes such as refilling the dewar with liquid helium have no discernible effect. The same is true for temperature excursions up to 40 K. However, it is possible that thermally cycling the device up to room temperature and/or exposing it to air does change the qualitative nature of the charge offset drift measured. Figure 4a shows source-drain current measured as a function of time through a metal-based SET for different values of the plunger gate voltage [40] . As the voltage on the plunger gate, V A , is increased, the fluctuations in the current become more rapid, while the amplitude and duty cycle remain constant. Looking closely at the data, one can see that it consists of discrete jumps, some of which appear as a quick succession of small steps and others which appear as a single large step. This is qualitatively similar to the data in Figure 3b where only two levels are seen. If each jump has its origin in the switching event of a single TLS, we can interpret jumps of different size as being due to defects at different distances from the dot with smaller jumps being due to defects further away from the dot.
It is instructive to examine not only the time dependence but also the frequency dependence of the current noise in these devices. Examination of the power spectral density, S(ω), allows us to separate equilibrium charge noise from non-equilibrium noise. S(ω) for the traces in Figure 4a is shown in Figure 4b along with a simulated set of data and Lorentzian fits. Consistent with the fits, the data show an approximately 1/ f 2 dependence over some frequency range (different for each curve). This indicates that the device is dominated by a single or few TLS. The power spectral density does not always follow 1/ f 2 at higher frequencies, however. In devices where the charge offset drift wanders continuously (without reproducible discrete jumps), the devices show a 1/ f dependence in the 1-100 Hz frequency range as shown in Figure 5 . This is indicative of a large number of TLSs contributing to the charge noise in the device as a 1/ f spectrum results from the addition of a large number of 1/ f 2 spectra with different knee frequencies. This distinction separates devices into those dominated by a few defects or a single defect (1/ f 2 ), and those dominated by many (1/ f ). The devices in reference [41] also show the transient relaxation present in Figure 3 . The inset of Figure 5 shows that the characteristic frequency of the charge offset drift follows a 1/t dependence, where t is the experimental run time. The 1/t time dependence results in a long-tail evolution, which is characteristic of glassy relaxation, a non-equilibrium relaxation process. At frequencies above about 0.1 Hz, a 1/ f dependence is observed which does not change as a function of the experimental run time (not shown), indicating it is an equilibrium process. Thus far, we have established that (i) the charge offset drift in metal devices is large; (ii) that the noise spectrum in some devices shows that nearby two-level systems (TLSs) participate; (iii) that charge offset drift events occur on the tens of minutes to hours time scale; and iv) that the drift at low frequencies can be a "long-tail" non-equilibrium process. Table 1 , organized by device type, summarizes these results and the results for other types of devices discussed below. We can now discuss some attempts to mitigate ∆Q 0 by establishing some empirical correlations between the level of ∆Q 0 and some fabrication parameters or measurement protocols. Figure 5 shows the power spectral density for two different devices. The device plotted in red had extra oxide deposited on it to encapsulate the device while the blue device did not. This was done to investigate if the noise was associated with the presence of an amorphous insulator. Clearly, the blue curve's low frequency noise is much lower than that of the red curve, indicating that this is indeed the case. Other tests have been performed, including: (i) metal deposition method (thermal vs e-beam); (ii) annealing in forming gas or inert gas; (iii) the use of ozone when forming tunnel junctions; (iv) thermal cycling to room temperature; (v) a nano-Faraday cage; (vi) cooling the device with or without electrical protection; and (vii) measuring in the normal vs. superconducting state. Unfortunately, none of these other tests substantially reduced the charge offset drift characteristics in metal devices [42] .
The above are the basic characteristics of charge offset drift in metal devices. The features shown in the data of Figure 3 , particularly that data of Figure 3b , indicate a two-level system as the dominant noise source contributing to ∆Q 0 . This conclusion is reinforced with the power spectral density data of Figures 4 and 5 . The spectrum shown in Figure 4 follows
2 , indicating that these devices are dominated by a single or few TLSs. However, the short-term noise in Figure 5 is dominantly 1/ f in character. It has already been shown that the defects can be associated with the presence of amorphous insulators [41] . Since metal devices are usually fabricated on insulating materials but also use AlO x to form the tunnel barriers, it is natural to ask in what part of the device these defects are typically located. Presumably, TLSs located anywhere near the device could change their charge by e and affect the charge offset noise. An appealingly simple argument by Song et al. [43] concludes that the dominant TLSs must be located in the tunnel barriers of the device. Since the electric field is largest in the tunnel barriers, the defects residing there would induce the largest change in the electrostatic potential of the island. Defects located elsewhere would experience far smaller fields and, therefore, be incapable of producing such large (∆Q 0 ≥ 0.1e) excursions. Within this argument, monotonic or continuous drift would come from capacitively coupled defects located elsewhere but near the device and contribute to higher frequency 1/ f noise.
Several experiments attempt to locate the defects. The work of Zorin et al. [44] used two separate SEDs located 100 nm apart from each other and measured the low-frequency (1-10 Hz) correlations in the charge fluctuations. The expectation is that the experiment would find uncorrelated noise for defects entirely in the barrier and correlated noise for defects residing in the substrate (sputter deposited Al 2 O 3 ). They found an appreciable level of correlation between the devices, as much as 20%. Thus, this experiment shows that the level of noise coming from the substrate material is comparable to that coming from the barriers and renders the argument of Song et al. incomplete.
The experiment depicted in Figure 4 (ref. [40] ) also located the defects outside of the tunnel barriers by comparing the switching rates as a function of the plunger gate voltage to that expected for TLSs located in the barriers. As can be seen in the inset of Figure 4b , the switching rate is a monotonic and roughly exponential function of the gate voltage. This is in contrast to the voltage across a tunnel junction in the device, which should have a periodic dependence on gate voltage with period e/C g = 0.4 mV for this device. Whatever the identity and the functional form of the defects' switching rate, the dependence on gate voltage should have some periodic character and not a large-scale dependence as shown. Thus, many of the defects contributing to ∆Q 0 are outside the tunnel barriers. Additionally, the data were found to be consistent with a cluster of TLSs which switched coherently when triggered by a particular TLS switch. The relative influence of a TLS on neighboring TLSs will play a crucial role in distinguishing between the behavior of metal and silicon-based devices.
Silicon-Based Devices
While metal-based devices show a large amount of drift and the transient relaxation phenomenon, all-silicon devices show neither effect. Silicon-based devices are usually fabricated through gate oxidation and etching of one or more layers of doped polySi gates to both form tunnel barriers in the silicon and provide carriers. A typical charge offset drift curve for an all-silicon device is shown in Figure 6 [45] . Here, the device exhibits ∆Q 0 ≈ 0.01e over the course of 15 days when the temperature is stable (middle panel and left side of lower panel). These data were measured in a device with electrostatically tunable tunnel barriers defined by a set of gates and their voltages (see Figure 1b) . The same level of drift is seen in devices with fixed tunnel barriers prepared through a pattern dependent oxidation technique (PADOX) [31] . This remarkable difference between silicon-only devices and metallic devices will be explained below. Figure 7 depicts the drift measured in another device from [45] . Here, the temperature was held between 20 to 40 mK during the entirety of the measurement. Black lines here also represent the mechanical disturbance of helium transfers. These data are plotted on a similar y-scale to that of the middle panel of Figure 6 and do exhibit some sensitivity to helium transfers. Though these devices are very stable, from the above data, it seems clear that all-silicon devices with electrostatic barriers are somewhat sensitive to temperature excursions and/or mechanical disturbances. In fact, these devices are also more sensitive than fixed-barrier PADOX devices [31] . This is probably a result of the increased number of gate voltages which are required to remain stable through mechanical or electrical disturbances in the tunable devices. However, this may depend on the details of fabrication since remarkable reproducibility has also been observed even after thermal cycling to room temperature [46] (see Figure 8 inset) or with months between measurements [30] . Thus, measurements of charge offset drift in the time domain reveal all-silicon devices (PADOX or electrostatic barrier devices) to be much more stable than metal devices. These results are summarized in Table 1 . To further the discussion of the stability of all-silicon devices, and to compare more completely to metal based devices, we can examine the power spectral density of the charge noise in these devices as well. Figure 9 shows data measured on various days and at two different gate voltages [30] . First, it is clear from the data at each gate voltage that the time dependence of the noise is quite small as the different color curves lie on top of each other for a particular gate voltage. Both the knee frequency and the absolute value of the noise remain unchanged. Secondly, one notices a difference in the character of the noise at V G = 3.475 V (upper cluster of curves) and V G = 3.25 V (lower cluster of curves). S Q shows a Lorentzian lineshape at V G = 3.475 V as evinced by the 1/ f 2 dependence above 10 Hz and the flat value of the noise below 1 Hz. The black line in the figure denotes a fit to this form. Therefore, in this range of gate voltage, there is a single TLS present in the device which dominates the noise. At V G = 3.25 V, S Q exhibits 1/ f noise and has orders of magnitude smaller noise below 1 Hz. While the 1/ f noise form denotes that there are several TLSs active at this gate voltage, their combined effect is much smaller than the single TLS, which is active at the higher gate voltage. Finally, these data include multiple changes in gate voltage, and thermal cycling to room temperature. The implication of this data is that an individual TLS present in the Si/SiO 2 system was stable as a function of temperature or slow changes in the gate voltage. Thus, the remarkable stability of all-silicon SEDs is due to a lack of interactions between individual TLSs and not to the complete absence of TLSs.
As mentioned earlier, all-silicon devices with fixed barriers (PADOX) are marginally more stable than those with electrostatic barriers. Given this slight dependence on architecture one might think that the overall stability of devices might be the product of some specific steps in the fabrication. This has been directly addressed in the literature, most directly in reference [47] , where devices were fabricated in different foundries. It was found that the stability of all-silicon devices is a robust property of the materials. Regardless of how the devices are fabricated, even devices with relatively poor performance (gate leakage and unintentional barriers) exhibit excellent charge offset stability 100 times better than that of metal-based devices [47] .
In summary, single electron devices based in the Si/SiO 2 material system show much smaller charge offset drift (∆Q 0 ≤ 0.01e) than metallic SEDs (∆Q 0 ≥ 1e) and much smaller sensitivity to external perturbations such as temperature, mechanical disturbance, and voltage pulses. This stability is not associated with the lack of TLSs in SiO 2 but rather with the degree of interaction between TLSs which are present in both AlO x and SiO 2 . Before we discuss the TLSs in these systems within the context of glassy relaxation, we first discuss work on SEDs fabricated in the combined system of silicon dots defined with Al gates to complete the experimental picture. 
Mixed Devices
The observations of charge offset drift which have been enumerated so far paint a striking dichotomy between metal-based devices and silicon-based devices. This drives a measurement of charge offset drift on a device where the SED quantum dot is formed in silicon with Al gates [48] . Devices based on this architecture have been extremely successful as quantum information devices and have recently been used to demonstrate the first two-qubit gate in silicon [24] . Earlier, the same group fabricated SEDs within 100 nm of each other to use one as a sensor of charge transitions on the other [35] . To be sensitive, the sensor SED has to remain on the steep portion of the SED curve at low bias shown schematically in Figure 1 . To combat the charge offset drift induced excursions in the operating point of the sensor, the authors implemented a computer-controlled feedback loop to return the sensor to the appropriate place on the sensor control curve.
A similar device which contained only one SED was examined in reference [48] . The device is shown in an SEM micrograph in Figure 10a along with the measurement circuit. It consists of two barrier gates labeled B1 and B2. Two "lead gates" (labeled L1 and L2) provide carriers out to the heavily-doped source and drain without inducing a large number of electrons on the island. The island potential is modulated with the plunger gate labeled as P. The corresponding charge offset drift data appears in Figure 11 . The size of the drift, ∆Q 0 ≈ 0.15e, is a value intermediate between that of silicon based devices and that of metal based devices. This is a powerful result. One might expect that since the dot is formed in the silicon away from the Al gates and the tunnel barriers are created electrostatically, that the charge offset drift would be similar to an all-silicon device. The fact that it is not similar lends strong support to the discussion of glassy relaxation. A hint as to why this is the case is shown in Figure 10b . It shows a TEM micrograph taken from a slice of the device along the line from source to drain under gate P, the dot plunger gate. As is clear from the micrograph, the deposited Al and SiO 2 layer react to form a non-deliberate AlO x layer at the upper interface of the SiO 2 gate dielectric. This is an important fabrication feature in determining the level of charge offset drift in the device. 
Summary of Experimental Observations
Experimentally, it is clear that metal-based devices exhibit a large amount of charge offset drift ∆Q 0 ≥ 1e), that silicon-only devices show very little (∆Q 0 ≤ 0.01e), and that devices made in silicon with metallic gates show an intermediate level of drift (∆Q 0 ≈ 0.15e).
Metal-based devices also show the phenomenon of transient relaxation that is correlated with the time from fabrication. More drift is also associated with the amount of amorphous insulator in or near the device. The frequency dependence of the charge offset drift noise in metal devices appears to be either 1/ f 2 in some devices or 1/ f in others. The former is correlated with observed steps or clusters of steps in the charge offset drift or current measured as a function of time, while the latter is correlated with a more continuous variation. This invites interpretation in terms of TLSs in the amorphous AlO x . These defects affect the device's stability when they are found anywhere nearby as well as in the tunnel barriers of metal devices through their electrostatic coupling. Finally, while many experimental knobs have been turned to investigate correlations of charge offset drift with various fabrication and measurement parameters, they have revealed no correlations.
Silicon devices show very little charge offset drift even after thermal cycling, voltage pulses, and long periods of time between measurements. The relative lack of drift in silicon devices, combined with the observation of TLSs in certain energy ranges (temperature or gate voltage ranges), intimates that the crucial difference with metallic devices lies in the lack of interactions between TLSs in SiO 2 , not their absence.
Measurements on devices which combine the above material systems where the dot is formed in the silicon below a SiO 2 gate dielectric with aluminum gates exhibit ∆Q 0 ≈ 0.15e. That these results occupy a middle ground between metallic and all-silicon devices, in combination with the observation of a non-deliberate AlO x layer below the gates, is consistent with the idea that the effect of TLSs reduces with distance from the dot.
Discussion
The most salient feature of the experimental review presented above is that, while both metallic devices and all-silicon devices have TLSs in the amorphous insulators that contribute to the charge noise, only metallic devices show a large charge offset drift. This difference in the behavior of the TLSs in each material system would appear to be explained by the lack of interaction between TLSs in the Si/SiO 2 system, as evinced most directly by Figure 9 . The TLSs in Si/SiO 2 devices are stable over time, gate voltage, and thermal cycling.
Given the above influence of TLSs and the fact that the level of charge offset drift in metallic devices becomes more severe as the amount of amorphous insulating material increases (see Figure 5) , it is natural to study the role of TLSs in these amorphous insulators. This field is known as glassy physics and is characterized by non-equilibrium relaxation. The relaxation is a consequence of structural relaxation due to tunneling in an array of TLSs. As an example, it is well-accepted that the long tail of heat released in calorimetry experiments on silica which show a 1/t dependence [49] can be explained by this theory [50] [51] [52] .
The characteristics of a TLS can be seen in Figure 12 . Here, the asymmetry of the well is characterized by ∆, V is the tunneling barrier, and d represents the well separation.
The eigenstates of Figure 12 in the absence of tunneling are the position states |L and |R . In the presence of tunneling the eigenstates are linear combinations of |L and |R with energies
0 where ∆ 0 =hω 0 e −λ is the tunnel coupling. These tunneling levels are coupled to electric fields [50] , and we need only assume that some of these tunneling events are coupled electrostatically to the island of the SED and will contribute to charge offset drift to apply this model.
The above theory was adapted to estimate an upper bound on time scale over which charge offset in a metallic SED changes [30] . The rate of change of charge offset drift was found to be dN dt ≈ 0.3 h −1 or about one event every 3 h. This is in general agreement with the data on metallic devices and only applies to the transient relaxation phenomena in metallic devices. No theory of the equilibrium charge offset drift exists, and because glassy relaxation is a non-equilibrium theory, it cannot be directly applied to the equilibrium level of charge offset drift in metallic devices. However, the above agreement further validates an interpretation of charge offset drift in terms of interacting TLSs. Thus, it seems the high level of charge offset drift in metallic devices can be explained as a bath of interacting TLSs that are capable of inducing switching events in other TLSs. The crucial characteristic of the all silicon system would appear to be that the TLSs in SiO 2 do not interact with each other. It is clear that such TLSs exist in both AlO x and SiO 2 from the data above; however, some detailed aspects of the microscopic origin of the TLS and what atoms are tunneling are not clear. It has been suggested that the origin of the TLS and the associated structural rearrangement through tunneling is either stress produced in deposition or the presence of OH − ions [30] in metallic devices. In all-silicon devices, the origin of the TLSs may be caused by tetrahedra in the SiO 2 reorienting or charging and discharging.
Conclusions
We have reviewed the experimental results on the low-frequency stability of SEDs known as charge offset drift in three classes of devices. This lack of stability stymies the use of SEDs in many applications, including as a current standard and as qubits, because it precludes integration of SEDs. This charge offset drift instability is most prominent in devices based on the Al/AlO x material system. It is essentially not present in SEDs fabricated entirely within the Si/SiO 2 system. Moderate levels of ∆Q 0 are obtained in devices that combine the two material systems.
The origin of charge offset drift is revealed unambiguously by the power spectral density, S Q , of the noise to be TLS switching events. Distinct TLSs can be found in all-silicon devices by scanning through energy with either temperature or gate voltage. In small numbers, these defects result in a Lorentzian power spectrum. The level of interaction between TLS defects present in the amorphous insulators, AlO x and SiO 2 , accounts for the large difference in stability between devices fabricated in the different material systems. The TLSs in SiO 2 are not triggered to switch by the switching behavior of other nearby TLSs, while those in AlO x interact and result in glassy relaxations of the material. A theory adapted from glassy relaxation qualitatively explains the observation of the non-equilibrium transient relaxation observed in metallic devices in addition to providing a numerical estimate of the frequency of charge offset drift switching events that is in general agreement with the experiments.
The prospects for overcoming the barrier to integration presented by large ∆Q 0 are unclear for metal based devices. Exploration of other material systems may be in order, though it is generally believed that metal oxides are much more defective than SiO 2 . There do not appear to be any obstacles to integrating all-silicon SEDs. The usual industry-standard techniques for maintaining excellent device uniformity though high-quality gate oxidation, forming gas anneals, and various cleaning procedures would appear to be enough to integrate these devices. While devices with dots residing in the silicon with Al gate electrodes show smaller drift than metallic devices, the level of drift will make direct integration of these devices a challenge. This is because an unintentional AlO x layer is formed at the interface between the SiO 2 gate dielectric and the Al gate layer.
An interesting area for future work may be the use of silicide gates in the Si/SiO 2 material system. Some silicides, when oxidized, form metallic oxides, while others form SiO 2 [53] . Devices made in this way will help to reduce the resistance of gates made of polySi so that they can be operated at higher frequencies and may reduce the tendency of metallic gates to produce strain-induced barriers [54] . If those devices are also immune to the effects of charge offset drift, they may represent a large advance in the capability of current all-silicon based devices.
